Implementation of a Highly Scalable Architecture for Fast Inversion of Triangular Matrices
In this paper, an F'F'GA implementation of a novel and highly scalable hardware architecture for fast inversion of triangular matrices is presented. An integral part of modem signal processing and communications applications involves manipulation of large matrices. Therefore, scalable and flexible hardware architectures are increasingly sought for. In this paper, the traditional triangular shaped